

**TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371**

025219-336

U.S. APPLICATION NO. (If known, see 37 C.F.R. 1.5)

Unassigned

09/890120

INTERNATIONAL APPLICATION NO.
PCT/FROO/00268INTERNATIONAL FILING DATE
February 4, 2000PRIORITY DATE CLAIMED
February 5, 1999

TITLE OF INVENTION

DYNAMIC THRESHOLD VOLTAGE MOS TRANSISTOR FITTED WITH A CURRENT LIMITER, AND PROCESS FOR MAKING SUCH A TRANSISTOR

APPLICANT(S) FOR DO/EO/US

Jean-Luc PELLOIE

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. 371(f)) at any time rather than delay examination until the expiration of the applicable time limit set in 35 U.S.C. 371(b) and the PCT Articles 22 and 39(1).
4. ☒ A proper Demand for International Preliminary Examination was made by the 19th month from the earliest claimed priority date.
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☒ has been transmitted by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US)
6. ☒ A translation of the International Application into English (35 U.S.C. 371(c)(2)).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are transmitted herewith (required only if not transmitted by the International Bureau).
 - b. ☐ have been transmitted by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ A translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)).
9. ☒ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ A translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11. to 16. below concern other document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☒ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A FIRST preliminary amendment.
☐ A SECOND or SUBSEQUENT preliminary amendment.
14. ☐ A substitute specification.
15. ☐ A change of power of attorney and/or address letter.
16. ☒ Other items or information:

PCT Request, International Search Report and Cited References

U.S. APPLICATION NO. (If known, enter 37 CFR 1.490)

Unassigned

09/890120

INTERNATIONAL APPLICATION NO.

PCT/FR00/00268

ATTORNEY'S DOCKET NUMBER

025219-336

17. ☒ The following fees are submitted:

CALCULATIONS

PTO USE ONLY

Basic National Fee (37 CFR 1.492(a)(1)-(5)):

Neither international preliminary examination fee (37 CFR 1.482)
nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO
and International Search Report not prepared by the EPO or JPO \$1,000.00 (960)

International preliminary examination fee (37 CFR 1.482) not paid to
USPTO but International Search Report prepared by the EPO or JPO \$860.00 (970)

International preliminary examination fee (37 CFR 1.482) not paid to USPTO
but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00 (958)

International preliminary examination fee paid to USPTO (37 CFR 1.482)
but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00 (956)

International preliminary examination fee paid to USPTO (37 CFR 1.482)
and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 (962)

ENTER APPROPRIATE BASIC FEE AMOUNT =

\$ 860.00

Surcharge of \$130.00 (154) for furnishing the oath or declaration later than
months from the earliest claimed priority date (37 CFR 1.492(e)).

20 ☐ 30 ☐

\$

Claims	Number Filed	Number Extra	Rate		
Total Claims	21 -20 =	1	X\$18.00 (966)	\$ 18.00	
Independent Claims	1 -3 =	0	X\$80.00 (964)	\$	
Multiple dependent claim(s) (if applicable)			+ \$270.00 (968)	\$	

TOTAL OF ABOVE CALCULATIONS =

\$ 878.00

Reduction for 1/2 for filing by small entity, if applicable (see below).

\$

SUBTOTAL =

\$ 878.00

Processing fee of \$130.00 (156) for furnishing the English translation later than
months from the earliest claimed priority date (37 CFR 1.492(f)).

20 ☐ 30 ☐

\$

+

TOTAL NATIONAL FEE =

\$ 878.00

Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by
an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 (581) per property +

\$ 40.00

TOTAL FEES ENCLOSED =

\$ 918.00

Amount to be:
refunded

\$

charged


\$

- a. ☐ Small entity status is hereby claimed.
- b. ☒ A check in the amount of \$ 918.00 to cover the above fees is enclosed.
- c. ☐ Please charge my Deposit Account No. 02-4800 in the amount of \$ _____ to cover the above fees. A duplicate copy of this sheet is enclosed.
- d. ☐ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any overpayment to Deposit Account No. 02-4800. A duplicate copy of this sheet is enclosed.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Robert E. Krebs
BURNS, DOANE, SWECKER & MATHIS, L.L.P.
P.O. Box 1404
Alexandria, Virginia 22313-1404
(650)622-2300



SIGNATURE

Robert E. Krebs

NAME

25,885

REGISTRATION NUMBER

Patent
Attorney's Docket No. 025219-319

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Patent Application of)
Pelloie, et al.) Group Art Unit: Unassigned
Application No.: Unassigned) Examiner: Unassigned
Filed: Herewith)
For: DYNAMIC THRESHOLD VOLTAGE)
MOS TRANSISTOR FITTED WITH A)
CURRENT LIMITER, AND PROCESS)
FOR MAKING SUCH A TRANSISTOR)

PRELIMINARY AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Prior to examination, please amend the subject application as follows:

IN THE SPECIFICATION

Please amend the specification by inserting before the first line the sentence:

"This application is a national phase of PCT/FR00/00268, and International Application
No. 99 01369, which was filed on February 5, 1999, and was not published in English."

IN THE CLAIMS:

Please amend claim 19 as follows:

19. (Amended) A process according to claim 12, wherein stage a) comprises:
- delimiting the active zone according to a field oxidation (LOCOS) or shallow trench isolation technique, and
 - doping the active area so as to give it the first conductivity type.

Please amend claim 20 as follows:

20. (Amended) A process according to claim 12, wherein the formation of the conductive layer (180) is preceded by the formation of lateral spacers (181) on the gates.

Please amend claim 21 as follows:

21. (Amended) A process according to claim 12, wherein the conductive layer (180) is a layer of silicide.

PLEASE ADD THE FOLLOWING CLAIMS:

22. A process according to claim 15, wherein stage a) comprises:
- delimiting the active zone according to a field oxidation (LOCOS) or shallow trench isolation technique, and
 - doping the active area so as to give it the first conductivity type.

23. A process according to claim 15, wherein the formation of the conductive layer (180) is preceded by the formation of lateral spacers (181) on the gates.
24. A process according to claim 15, wherein the conductive layer (180) is a layer of silicide.

09/01/2010 07:27:01

REMARKS

The claims of the subject application have been amended to avoid multiple dependency. Favorable consideration of the subject application is respectfully requested.

Attached hereto is a marked-up version of the changes made to the claims by the current amendment. The attached page is captioned "Version with markings to show changes made."

Respectfully submitted,

BURNS, DOANE, SWECKER & MATHIS, L.L.P.

By: 

Robert E. Krebs
Registration No. 25,885

Post Office Box 1404
Alexandria, Virginia 22313-1404
(650) 622-2300

Date: July 25, 2001

VERSION WITH MARKINGS TO SHOW CHANGES MADE

In the claims:

Claim 19, 20, and 21 have been amended as follows:

19. (Amended) A process according to ~~one of~~ claims 12 ~~and 15~~, wherein stage a) comprises:

- delimiting the active zone according to a field oxidation (LOCOS) or shallow trench isolation technique, and
- doping the active area so as to give it the first conductivity type.

20. (Amended) A process according to ~~one of~~ claims 12 ~~and 15~~, wherein the formation of the conductive layer (180) is preceded by the formation of lateral spacers (181) on the gates.

21. (Amended) A process according to ~~one of~~ claims 12 ~~and 15~~, wherein the conductive layer (180) is a layer of silicide.

Claims 22-24 have been added.

DYNAMIC THRESHOLD VOLTAGE MOS TRANSISTOR FITTED
WITH A CURRENT LIMITER, AND PROCESS FOR MAKING SUCH A
TRANSISTOR

Technical field

This invention concerns a dynamic threshold voltage MOS transistor (insulated gate Transistor) fitted with an integrated current limiter. This device is intended in particular to be made on an SOI (silicon
5 on insulator) type substrate, in other words a substrate having a thin surface layer of silicon insulated by an underlying layer of oxide.

The invention also concerns a process for making such a device in a particularly compact form with a
10 view to integrating it into a circuit.

The invention finds applications particularly in the manufacture of CMOS circuits operating with very low supply voltages such as for example micro-
processors or digital signal processors (DSP).

15

Prior art

The prior art is shown particularly in documents (1), (2), (3) and (4) mentioned below and the references for which are given at the end of this
20 description.

A usual MOS transistor may be considered as being made up of two intrinsic components. The first component is the MOS transistor itself, in which the current, controlled by the gate, flows between the
25 drain and the source, and in which the substrate is subject to fixed polarisation. The second component is a bipolar parasitic transistor for which the drain and

the source act as transmitter and collector, and the substrate acts as the base.

Document (1) proposes the simultaneous activation of the MOS component and the bipolar component so as to increase the total current supplied by the device, and to do this by connecting the transistor gate to its substrate. Such a device is however little used on account of the significant increase in static current related to the operation of the bipolar component. Indeed, minimal static current is generally required in CMOS circuits.

Document (2) proposes a hybrid mode of operation of the MOS and shows that, by means of the connection between the gate and the substrate, the threshold voltage of the MOS may be lowered and the transistor characteristic gradient under the threshold may be improved at low voltage, in other words before the bipolar transistor is activated. This operational principle has given rise to the dynamic threshold voltage transistor described in document (3) "Dynamic Threshold Voltage MOSFET" or "DTMOS".

The symbolic electrical diagram of a dynamic threshold voltage MOS transistor (DTMOS) is shown in the appended figure 1.

The transistor 10 comprises, like any MOS transistor, a drain terminal 12, connected to a source terminal 14 by a channel, and a gate terminal 16 to control the current passing through the channel.

Moreover, an electrical connection 18 is established between the gate and the substrate. In the figure a substrate contact terminal to which the electrical connection 18 is connected is identified with the reference 11.

The threshold voltage V_t of a MOS transistor depends on the voltage applied on its substrate.

As shown in document (4), the voltage V_t may be expressed by the following relation.

$$V_t = V_{fb} + 2\phi_f + \gamma\sqrt{2\phi_f - V_{bs}}$$

In this expression, V_{fb} is the flat band voltage, ϕ_f is the Fermi potential, γ is the substrate effect coefficient and V_{bs} is the potential difference applied between the substrate and the transistor source.

When the gate is connected to the substrate as is the case for the DTMOS, the voltage applied to the gate is also applied to the substrate. The threshold voltage is then dependent on the voltage applied to the gate, which justifies the term "dynamic threshold voltage transistor".

During normal operation, in respect of an NMOS transistor, taken here by way of illustration, the polarisation applied to the gate is positive relative to the source. It brings about the forward bias of the junction existing between substrate and source, and possibly the forward bias of the junction between substrate and drain (depending on the polarisation applied to the drain). If high voltage is applied to the gate, the same voltage applied to the substrate causes a significant current to pass in the junction. This contributes to the increase in total static current in a circuit fitted with the DTMOS component.

The maximum acceptable current for a DTMOS in SOI technology is about 0.6 V, so as to limit this junction current to approximately 100pA per micrometer of transistor width. Using a DTMOS at a higher supply voltage requires a device to be inserted which enables the junction current to be reduced. Such a device is

inserted between the gate and the substrate and is called a current limiter. Reference may be made on this subject to document (3).

The current limiter is a second MOS transistor for which different configurations of polarisation are conceivable.

A first proposed configuration is shown in the appended figure 2.

Figure 2 shows the MOS transistor 10 of figure 1, which is fitted with a current limiter in the form of a second MOS transistor 20 inserted between the gate terminal 16 and the substrate terminal 11.

The gate 26 of the second transistor is polarised at the supply voltage in the case of an NMOS transistor and is polarised at the earth in the case of a PMOS transistor.

Another possible polarisation configuration of the second transistor is shown in the appended figure 3.

It is distinguished from the configuration in figure 2 essentially in that the gate 26 of the second transistor 20 is henceforth connected to its source.

It should be specified that the second transistor 20 is a conventional transistor providing no access to the substrate. Its substrate is floating.

One essential difficulty related to the manufacture of a device according to the diagrams in figures 2 or 3 lies in the fact that making the limiter transistor and the connections with the first transistor is incompatible with the requirements for reducing the sizes of components.

Indeed, the search for an ever greater integration density of components does not allow the electrical

diagram of the devices mentioned above to be transcribed directly in an integrated version.

Disclosure of the invention

5 The purpose of the present invention is to propose a DTMOS transistor device with current limiter, which does not have the difficulties above and is able to be made in the form of an integrated circuit.

10 A particular purpose is to propose a device of this type which allows the number and range of connections required between the transistors to be reduced, so as to allow it to be made compactly.

Another purpose is propose a particularly cost-effective process for manufacturing the device.

15 To fulfil these purposes, a more precise object of the invention is a semi-conductor device, comprising on a substrate:

20 - a first dynamic threshold voltage MOS transistor with a gate, and a channel of a first conductivity type, and

- a current limiter means connected between the gate and the channel of said first MOS transistor.

25 In accordance with the invention, the first MOS transistor is fitted with a first doped zone of the first conductivity type, connected to the channel, and the current limiter means comprises a second doped zone of a second conductivity type, placed against the first doped zone and electrically connected to the first doped zone by an ohmic connection path.

30 In terms of the invention, the ohmic connection between the first and second doped zones of a simple connection is distinguished by physical contact resulting from the juxtaposition of these areas.

The ohmic connection may be made, for example, by a layer of electrically conductive material, such as a layer of silicide, which connects the first and second doped zones to each other.

5 In a particular embodiment of the device of the invention, the current limiter means may be a second MOS transistor. In this case, the second doped zone and a third doped zone of the same conductivity type as the second doped zone may form the source and drain of said
10 transistor.

Between the source and drain of the second transistor, in other words between the second and third doped zones, is a channel area of an opposite conductivity type, that is to the first conductivity
15 type. The doping concentration of the channel is however lower than that of the source and drain.

According to different configurations of polarisation, the gate of the second transistor may be connected to a gate polarisation terminal or to the
20 second doped zone, in other words to the source of the second transistor.

In this second case, a common connection terminal may be provided both for the gate and the second doped zone.

25 The third doped zone, in other words here the drain of the second transistor, may be connected to the gate of the first transistor.

In another particular embodiment of the invention device, the current limiter means may further be a
30 diode. The second doped zone and a third doped zone, of an opposite conductivity type to that of the second doped zone, then form the terminals of the diode.

While the second and third doped zones have a relatively high doping concentration, they may be separated by a fourth doped zone having a lower doping concentration.

5 While the second and third doped zones are of an opposite conductivity type, the fourth zone may be either of the conductivity type of the second zone, or of that of the third zone.

10 The effect of the fourth zone is thus to extend one of the second or third doped zones so as to form a junction of the P⁺N or N⁺P type.

Just as in the previously described embodiment, the third doped zone may be connected to the gate of the first MOS transistor.

15 Furthermore, according to a particular embodiment of the diode, the latter may be fitted with a gate extending over the fourth doped zone. This gate does not really have an electrical function but may act, as will emerge in the following description, as an
20 implantation mask of the second and third doped zones, in order to preserve the fourth doped zone.

The diode gate may be left floating or may be connected to one of the diode terminals, in other words to one of the second and third doped zones.

25 The invention also concerns a process for manufacturing a device such as previously described.

Where the device comprises a current limiter in the form of an MOS transistor, the process comprises the following successive stages:

30 a) preparation in a substrate of an active zone, intended to receive the first and second transistors and having a first conductivity type,

b) formation of a first and a second gate above the active zone, corresponding to the first and second transistors respectively, the gates being separated from the substrate by a gate insulator and covering
5 channel areas of the first and second transistors respectively,

c) formation of first and second source and drain areas of a second conductivity type opposite to the first conductivity type, corresponding to the first and
10 second transistors respectively, by self-aligned ion implantation on the first and second gates, and formation of the first doped zone of the first conductivity type, in contact with the channel of the first transistor and adjacent to one of the source and
15 drain areas of the second transistor, by self-aligned ion implantation on the gate of the first transistor,

d) formation of a conductive layer in electrical contact with the first doped zone and one of the source and drain areas of the second transistor adjacent to
20 said first doped zone, so as to connect them electrically.

By self-aligned implantation on a gate is understood an implantation during which the gate is used at least partially as an implantation mask or as a
25 part of an implantation mask.

The process may be completed, after stage d) by deploying an isolator on the substrate, followed by the formation of contact points on the source, drain and gate areas of the transistors.

30 Furthermore, the process may comprise, additionally, connecting the gate of the first transistor to a doped zone separate from the first doped zone and forming one of the source and drain of

the second transistor, and connecting the gate of the second transistor to the first doped zone.

In the example considered in the present description, where the source of the second transistor
 5 is constituted by the second doped zone, the gate of the first MOS transistor is connected to the drain of the second transistor, in other words to the third doped zone.

Where the limiter means comprises a diode, the
 10 process for manufacturing the device comprises the following successive stages:

- a) preparation in a substrate of a so-called active zone having a first conductivity type, intended to receive the first transistor and the diode,
- 15 b) formation of a first and a second gate above the active zone corresponding to the first transistor and the diode respectively, the gates being separated from the substrate by a gate insulator,
- c) formation of source and drain areas of the
 20 first transistor and of said second doped zone, formation of the first doped zone placed between a channel of the first transistor and the second doped zone, and formation of the third doped zone separated from the first doped zone by the second doped zone, the
- 25 source and drain areas and the first doped zone being formed by self-aligned implantations on the first gate,
- d) formation of a conductive layer in contact with the first doped zone and the second doped zone so as to connect them electrically.

30 The different doped areas or zones formed during stage c) may be so formed in any order.

The process may be completed, after stage d), by deploying an isolator on the substrate followed by the

formation of contact points on the source and drain areas and on the third doped zone.

It may additionally comprise the interconnection of the third doped zone and of the gate of the first transistor.

The device is preferably made on an SOI type substrate, in other words a substrate having a thin silicon surface layer, insulated by a layer of oxide buried in a silicon block acting as a support.

The components are in this case formed in the thin surface layer. This layer is not generally doped initially. However, the preparation stage a) may comprise a slight doping of the first conductivity type, of all or part of the thin surface layer.

Additionally, the active area may be delimited by local oxidation of the thin surface layer to form field oxide blocks. This surface insulation technique is usually known as "LOCOS" (Localised Oxidation of Silicon). The active area may also be delimited by Shallow Trench Isolation.

The active zone is thus completely insulated by the field oxide blocks and by the buried oxide layer.

Other characteristics and advantages of the present invention will emerge more clearly from the following description, with reference to the appended drawings. This description is given purely by way of illustration and non-restrictively.

Brief description of figures

- Figure 1, already described, is an electrical diagram corresponding to a dynamic threshold voltage MOS transistor (DTMOS).

- Figure 2, already described, is an electrical diagram of the transistor in figure 1, fitted with a current limiter, according to a first polarisation configuration of the limiter.

5 - Figure 3, already described, is an electrical diagram of the transistor in figure 1, fitted with a current limiter, according to a second polarisation configuration of the limiter.

10 - Figure 4 shows a first implantation diagram for the manufacture of a device according to the invention.

- Figure 5 is a diagrammatic cross-section of a device according to the invention along a plane V-V shown in figure 4.

15 - Figure 6 shows a second implantation diagram for the manufacture of a device according to the invention.

- Figure 7 is a diagrammatic cross-section of a device according to the invention along a plane VII-VII shown in figure 6.

20 - Figure 8 shows a third implantation diagram for the manufacture of a device according to the invention.

- Figure 9 is a diagrammatic cross-section of a device according to the invention along a plane IX-IX shown in figure 8.

25 - Figures 10 and 11 are electrical diagrams corresponding to another embodiment possibility of the device of the invention.

- Figure 12 is an electrical diagram equivalent to that in figure 10.

30 - Figure 13 is a fourth implantation diagram for the manufacture of a device according to the invention, according to the electrical diagram in figure 10.

- Figure 14 is a diagrammatic cross-section of a device according to the invention along a plane XIV-XIV shown in figure 13.

5 - Figure 15 is a fifth implantation diagram for the manufacture of a device according to the invention, according to the electrical diagram in figure 10.

- Figure 16 is a sixth implantation diagram for the manufacture of a device, according to the invention according to the electrical diagram in figure 10.

10 - Figure 17 is a seventh implantation diagram for the manufacture of a device according to the invention, according to the electrical diagram in figure 10.

15 Detailed description of modes for implementing the invention.

The following description refers to the manufacture of the device in the silicon surface layer of an SOI type substrate.

20 The plane of figure 4 corresponds to a view from above of the device according to a first embodiment.

A continuous line 100 in figure 4 represents the limit of the active zone 102 defined on the surface layer of silicon.

25 Outside the zone defined by the line 100, the surface layer of silicon is oxidised so as to isolate the active zone laterally.

30 A certain number of impurity implantation ranges defined above the active zone, and described in more detail hereinafter, partly overlap the oxidised silicon, for implantation pattern design reasons. However, it should be noted that the implanted doping impurities reaching the silicon oxide which surrounds

the active zone, are ineffective and do not modify the isolating electrical character of the oxide.

At least one first P-type implantation is practised in two implantation ranges 110, 120, which correspond in particular to the channels of a first and a second transistor 10 and 20 which it is desired to form. These ranges are shown by a regular broken line in the figure and are defined, for example, by an aperture in an implantation mask not shown.

As shown previously, these transistors correspond to the DTMOS transistor and to the current limiter transistor in terms of the invention.

The first implantation is P type in so far as the transistor 10 and 20 which it is desired to make are NMOS transistors. The device may however be also made with PMOS transistors. In this case, the first implantation is N type.

The first implantation is followed by the formation of a layer of insulator, for example of oxide, then by a layer of gate material, for example of polycrystalline silicon.

The layers are etched according to a pattern allowing the form and location of gates 116 and 126 of the first and second transistor respectively to be fixed.

It may be seen that the gate 116 of the first transistor has a T shape at least one branch of which extends beyond the active zone.

The definition of the gates may be followed by the formation of lateral spacers on their sides. These spacers are not shown in figure 4 for reasons of clarity.

After the formation of the gates at least one N^+ type implantation is effected with a concentration above that of the first implantation. In the remainder of the text the symbols N^+ and P^+ are used to denote
5 implantations or implanted areas of N and P conductivity type with a heavy concentration of doping impurities.

It should be specified that the second implantation may also be P^+ type when the transistors
10 formed are PMOS transistors.

The second implantation takes place in implantation ranges 130, 140 extending on either side of at least one part of each gate 116, 126. The implantation ranges 130, 140 are shown in a dot and
15 dash line and are defined, for example, by apertures in an implantation mask not shown.

During the second implantation are formed, in the active zone, the drain 112 and the source 114 of the first transistor and also the drain 122 and the
20 source 124 of the second transistor.

The source 124 and the drain 122 correspond respectively to the second and third doped zones mentioned in the first part of the description.

The N^+ type zones 112, 114, 122 and 124 do not
25 extend, or only very slightly, under the gates.

Indeed, the gates act, during implantation, as an implantation mask, with the result that the N^+ type zones are self-aligned on the gates.

Under the gate 116 of the first transistor 10
30 there is consequently a P type zone resulting from the first implantation. A part of this zone located between the source and drain 112, 114 constitutes the channel 111 of the first transistor 10.

In the same way, the P type channel 121 of the second transistor 20 is located under the second gate 126 and between the source and drain 124 and 122 of the second transistor.

5 A third P⁺ type implantation (or, as an alternative N⁺ for PMOS transistors) is effected in a range 150 defined, for example, by an implantation mask not shown.

10 It may be seen that the implantation range 150 shown in a dual dot and dash line overlaps a part of the gate 116 of the first transistor and coincides with a part of the P type active zone and extends to the source 124 of the second transistor.

15 A part of the gate 116 of the first transistor may thus be used as an implantation mask, so that the doped zone 160 formed during the third implantation is self-aligned on this gate.

20 The doped P⁺ type zone 160 corresponds to the first doped zone previously mentioned and is so designated in the remainder of the text. It constitutes a substrate point for the first transistor 10.

25 A self-aligned silicidation on the gates is thus practised. It allows a layer of silicide to be formed on the active zone and on the gates. The essential function of this layer of silicide is to form an electrical connection by ohmic contact between the first doped zone 160 and the source 124 of the second transistor.

30 The layer of silicide, for example of TiSi₂, or CoSi₂, not shown in figure 4, may be formed by depositing a layer of titanium or of cobalt, followed by heat treatment.

After silicidation, the deposit and planarisation of electrical insulator material is carried out allowing the device to be protected. The electrical insulator material is for example a silicon oxide.

5 The electrical insulator material is then etched locally, according to a pre-set pattern, to form access passages to the components and to make contact points on them.

10 Lastly, after filling the passages with a conductive material, such as metal, there are formed, on the surface of the electrical insulator material, conductive interconnection tracks connected to the contact points.

15 In figure 4, the references 113, 115, 123, 117, 127 denote contact points connected to the drain and to the source of the first transistor, to the drain of the second transistor, and to the gates of the first and second transistors respectively.

20 The references 173, 175, 187 denote metal interconnection tracks, for example of Al, Ti or W, connected to the contact points 113, 115 and 127, to connect them possibly to other components not shown.

25 The reference 190 denotes an interconnection track which connects the contact point 117 of the gate of the first transistor to the contact point 123 of the drain 122 of the second transistor.

30 It may also be seen in figure 4 that the contact points 117, 127 on the gates are made outside the active zone 102, in other words above the silicon oxide which surrounds the active zone.

Figure 5 is a diagrammatic cross-section of the device obtained according to the diagram in figure 4 and along the plane V-V shown in figure 4.

The device is made in an SOI type substrate including a solid part 1 of silicon, a buried layer 2 of silicon oxide and a thin surface layer 3 of silicon. For reasons of convenience, the scales of thickness of the different layers and parts of the device are not respected.

In the surface layer of silicon, an active zone 102 is delimited by blocks of silicon oxide 103 which extend to the buried oxide layer. The active zone is therefore insulated relative to the solid part 1 of the substrate and possibly other active zones not shown, defined in the same surface layer.

In the active zone, there may be distinguished, in order, from left to right in the figure, the P type channel 111 of the first transistor 10, the first P⁺ type doped zone 160 in contact with the channel 111, the source 124 of the second N⁺ type transistor 11, in contact with the first doped zone, the P type channel 121 of the second transistor 11, then the N⁺ type drain 122 of the second transistor 11.

Above the channel 111 of the first transistor and above the channel 121 of the second transistor may be distinguished the gates 116 and 126 of the first and second transistors respectively. The gates, for example of polycrystalline silicon, are separated from the surface layer of silicon 3 by a very thin layer of silicon oxide 4.

On the parts of the active zone not covered by the gates, in the same way as on the gates, the presence may be noted of a layer of titanium or cobalt silicide 180. The layer of silicide establishes in particular an ohmic electrical contact between the

first doped area 160 and the source 124 of the second transistor.

Before silicidation, lateral insulating spacers 181 are formed on the lateral sides of the gates, by deposit of a layer of silicon oxide or nitride then by anisotropic etching of this layer.

The essential function of the lateral spacers 181 is to prevent a short-circuit between the gates, the source areas, and the drain areas, during formation of the layer of silicide 180.

Possibly, the lateral spacers may be formed before implantation of the source and drain areas of the transistors, and also act, just like the gates, as an implantation mask for these areas.

An insulation layer 183 is formed by deposit then by planarisation of a material such as silicon oxide. The layer 183, the surface of which is plane coats the gates and covers the silicide layer 180.

Figure 5 also shows the contact point 123 which is presented in the form of a well passing through the insulation layer 183 to reach the layer of silicide above the drain 122 of the second transistor. The well is filled with an electrical conductive material such as W or Ti which allows the drain to be electrically connected to the interconnection track 190.

Figures 4 and 5 described above correspond to the manufacture of a dynamic threshold voltage NMOS transistor.

A PMOS transistor of this type may also be made by replacing the N^+ , P, P^+ type areas by P^+ , N and N^+ areas respectively.

Furthermore, it may be seen that making the transistor according to figures 4 and 5 corresponds to

the electrical diagram in figure 2 previously described.

Figure 6 is a view from above of an implantation diagram for making a DT MOS transistor according to a variant corresponding to the electrical diagram in figure 3.

A large number of elements in figure 6 are identical to corresponding elements in figure 5. These elements carry the same references and a detailed description of them is not given here. Reference may be made to the preceding description.

It may be seen that a contact point 125 is formed in an area overlapping the first doped zone 160 and the source zone 124 of the second transistor. It is connected furthermore to the contact point 127 of the gate of the second transistor by an interconnection track 185.

It should however be noted in this respect that the contact point 125 constitutes essentially a contact point for the substrate or, more exactly, for the channel of the first transistor.

The contact point 125 and the interconnection track 185 can also be seen in figure 7 which is a cross-section of a device manufactured in accordance with the implantation diagram in figure 6, seen along the plane VII-VII shown in this figure.

The contact point 125 overlaps to an approximately equal extent the first doped zone 160 and the source area 124. The position of the contact point is not critical however. Indeed, since a conductive link exists between the zones mentioned above, by virtue of the layer of silicide 180, it is sufficient for the

contact point 125 to come into contact with the silicide layer portion 180 which coats these zones.

A device variant corresponding to the same electrical diagram may also be made along the implantation plane in figure 8.

This plane is distinguished from that in figure 6 in that a single contact point 128 replaces the contact point of the gate of the second transistor, the contact point connected to the source and to the first doped zone, as well as the interconnection track connecting them.

As is shown in cross-section in figure 9, the contact point 128 partly overlaps the gate 126 and the source 124 of the second transistor.

The conductive material of the contact point 128 connects electrically the gate 126 and more exactly the silicide layer portion which coats the gate, to the silicide layer portion which coats the source zone 124 and the first doped zone 160. The contact point 128 may possibly be capped with a metal terminal 189.

Comparing this structure with that in figures 6 and 7, it may be noted that the contact point 127 may be omitted, as may be the interconnection track 185.

The device in figures 8 and 9 may therefore be made more compactly than the devices previously described.

Figure 10 is an electrical diagram corresponding to a second possible design of the device of the invention wherein the second transistor is replaced by a diode 30.

The anode 32 of the diode 30 is connected to the gate 16 of the first transistor 10 and the cathode 34 of the diode is connected to the substrate of the

transistor 10, more exactly to its channel. The drain and source terminals of the transistor 10 are still identified by the references 12 and 14. A terminal of the substrate, or more exactly of the transistor
 5 channel, carries the reference 11 by analogy with figures 1 to 3.

The diagram in figure 10 corresponds to that of a device constructed around an NMOS type transistor.

Figure 11 gives for information only the
 10 electrical diagram intended for a PMOS transistor. It may be seen that, in this case, the cathode 34 of the diode is connected to the gate of the transistor and the anode 32 to the substrate (channel).

The diode 30, the essential function of which is
 15 to limit the current passing through the substrate point of the transistor, is connected in series with the "diodes" corresponding to the substrate-source and substrate-drain junctions of the transistor.

For the device in figure 10, using an NMOS
 20 transistor, an equivalent electrical diagram is given in figure 12.

In this figure, the references 40 and 50 denote the substrate-drain "diode" and the substrate-source "diode" of the transistor respectively. The
 25 references 11, 12, 14 and 16 denote substrate, drain, source and gate terminals of the transistor respectively. The letters V_b , V_d , V_s and V_g carried in the figure in the vicinity of the terminals of the electrical diagram are used in the remainder of the
 30 text to denote the substrate, drain, source and gate voltages.

V_t further denotes the threshold voltage of the transistor. It may also be expressed by the following formula:

$$V_t = V_{fb} + 2\phi_f + \gamma\sqrt{2\phi_f - V_{bs}} \quad (1)$$

5 where $V_{bs} = V_b - V_s$ and where V_{fb} is the flat band voltage.

To determine the threshold voltage of the DTMOS, when the current limiter means is a diode, the substrate potential V_b in the proposed structure should
10 be calculated and its expression conveyed in the equation (1). The current equation of a diode (or junction) passed through by a current I at a low rate of injection is:

$$I = I_0 \left[\exp\left(\frac{V}{nU_t}\right) - 1 \right]$$

15 In this expression, V is the voltage applied to the terminals of the diode, n its ideality factor, $U_t = \frac{kT}{q}$ is the thermal potential, q the electron charge, k the Boltzmann constant, T the temperature, I_0 the dark current.

20 The current equation of the diode 30 acting as limiter is thus:

$$I_1 = I_{01} \left[\exp\left(\frac{V_g - V_b}{nU_t}\right) - 1 \right]$$

The current equation of the substrate-source "diode" 50 is:

25
$$I_2 = I_{02} \left[\exp\left(\frac{V_b - V_s}{nU_t}\right) - 1 \right]$$

and the current equation of the substrate-drain "diode" 40 is:

$$I_3 = I_{02} \left[\exp \left(\frac{V_b - V_d}{nU_t} \right) - 1 \right]$$

I_{01} , I_{02} are respectively the dark currents of the diodes mentioned above.

The dark current of the diode acting as limiter is presumed different from that of the substrate-source and substrate-drain junctions. With reference to figure 11, it may be seen that the current passing through the clamping diode is equal to the sum of the currents passing through the substrate-drain and substrate-source diodes i.e.:

$$I_1 = I_2 + I_3$$

The solution of this equation allows the substrate potential to be expressed as a function of the gate potential:

$$v_{bs} = nU_t \ln \left[\frac{2I_{02} - I_{01} + \sqrt{(I_{01} - 2I_{02})^2 + 4I_{01}I_{02} \exp \left(\frac{V_{gs}}{nU_t} \right) \left(1 + \exp \left(- \frac{V_{ds}}{nU_t} \right) \right)}}{2I_{02} \left(1 + \exp \left(- \frac{V_{ds}}{nU_t} \right) \right)} \right]$$

In this expression it may be noted that:

$$V_{gs} = V_g - V_s \text{ and } V_{ds} = V_d - V_s.$$

The expression of V_{bs} obtained conveyed in the equation (1) allows the variation in threshold voltage of the DTMOS transistor with the current clamping diode to be calculated as a function of the voltage applied to its gate.

By way of example, if the clamping diode is dimensioned in such a way as to give:

$$I_{01} = 2I_{02}$$

the substrate potential becomes:

$$V_{bs} = \frac{V_{gs}}{2} - \frac{nU_t}{2} \ln \left[1 + \exp \left(- \frac{V_{ds}}{nU_t} \right) \right]$$

When the difference in potential V_{ds} exceeds a few times U_t (during normal operation of the transistor), the simple relation is obtained:

5
$$V_{bs} \approx \frac{V_{gs}}{2}$$

The DTMOS threshold voltage with current limiting by diode may therefore be approximated by:

$$V_t = V_{fb} + 2\phi_f + \gamma \sqrt{2\phi_f - \frac{V_{gs}}{2}}$$

Figure 13 shows an implantation diagram for the
10 manufacture of a device corresponding to the electrical diagrams in figures 10 and 12.

By virtue of a great number of similarities with figures 4, 6 and 8, identical or equivalent elements are identified with the same references so that
15 reference may be made to the preceding description.

The process for manufacturing the transistor 10 and the diode 30 is approximately the same as the process of manufacturing the first transistor 10 and the second transistor 11 in figure 4.

20 Indeed, although in the case of the present embodiment, the current limiting means are a diode, the gate 126 is retained.

This gate allows a second N^+ type doped zone 124a to be separated from a third P^+ type doped zone 122a.

25 It may be seen that the second and third doped zones correspond, by their location, to the source and drain zones of the transistor 20 which can be seen in figures 4, 6 and 8.

The second and third N^+ and P^+ type doped zones are
30 implanted respectively in implantation

ranges 140a, 140b defined by implantation masks not shown.

Same conductivity type zones may be made concomitantly.

5 Thus, the second doped zone 124a may be implanted simultaneously with the source and drain zones 112, 114 of the transistor 10 whereas the third doped zone 122a may be implanted simultaneously with the first doped zone 160.

10 It may be seen that the implantation ranges 140a and 140b partly overlap the second gate 126 which also acts as an implantation mask. The second and third doped zones are thus self-aligned on the second gate 126.

15 Under the gate 126 is a fourth P (or N) type doped zone 121 which connects the second and third doped zones.

20 The fourth doped zone is P (or N) type by virtue of the initial preparation of the substrate. It is protected by the gate 126 during implantations of the second and third doped zones.

25 The fourth P (or N) type doped zone extends the third doped zone 122a, also of P⁺ type, but the doping concentration of which is higher than that of the fourth zone.

 Thus the current clamping diode 30 is formed by the N+/P junction between the second doped zone (or P+/N) 124a and the third doped zone 122a extended by the fourth doped zone 121.

30 The second and third doped zones form the terminals of the diode.

 Although the gate 126 above the fourth doped zone can be left at a floating potential, figure 13 shows an

interconnection line 185 which connects a connection point 127 in contact with the gate 126 and a connection point 125 in contact with the first and second doped zones respectively.

5 Figure 14 is a transverse cross-section of the device corresponding to figure 13, along a cross-section plane XIV-XIV also shown in figure 13. Identical or similar parts to those in figures 5, 7, 9 and 14 are identified with the same references.
10 Reference may be made in this respect to the preceding description.

Figure 14 shows that the first and second doped zones are coated by a silicide layer portion 180 with the result that they are at the same electrical
15 potential. The silicide layer in fact provides an electrical ohmic contact between these zones. Thus, the connection point 125 in contact with the first and second doped zones, which is shown in a position overlapping these zones, and which is in contact with
20 the portion of the silicide layer which coats said zones, could be offset above one only of the first and second doped zones.

Figure 14 also highlights a particular role of the second gate 126 and of its lateral spacers. This role
25 is to isolate the silicide layer portion 180 which coats the first and second doped zones 160, 124a of the portion of this layer which coats the third doped zone 122a.

The references 123 and 190 show a contact point on
30 the third doped zone 122a and an interconnection track, which can also be seen in figure 13, which connects this zone to the transistor gate.

The device described above may also be made along an implantation plane in accordance with figure 15.

Figure 15 is distinguished from figure 13 in that a contact point 128 intended for the first and second
5 doped zones is positioned so as to overlap the second doped zone and the gate 126 of the diode.

Thus, the conductive material of the contact point electrically connects the gate to the first and second doped zones.

10 Such an arrangement, comparable to that in figure 8, allows the corresponding interconnection 185 which can be seen in figure 13 to be omitted, and thus the device to be made more compact.

Another embodiment variant of the device is
15 illustrated by figure 16.

In this figure it may be seen that the contact point 127 of the gate is connected to the contact point 123 of the third doped zone by an extension of the interconnection track 190.

20 Lastly, a final embodiment variant of the device, illustrated by figure 17 and approximately equivalent to the previous one, makes it possible to save on one specific contact point for the gate and the extension of the interconnection track 190.

25 Indeed, a contact point 189, common to the gate 126 and to the third doped zone 122a, is arranged so as to overlap these two parts and connect them electrically.

The contact point 189 is furthermore connected to
30 the contact point 117 of the gate of the transistor by means of an interconnection 190a.

DOCUMENTS CITED

(1)

J.P. Colinge, "An SOI Voltage-Controlled Bipolar-MOS Device", IEEE Transactions on Electron devices,
5 volume ED-34, no. 4, p. 845, 1987.

(2)

M.Matloubian, "Analysis of Hybrid-Mode Operation of
SOI MOSFET's", IEEE International SOI Conference
10 Proceedings, p. 106, 1993.

(3)

F. Assaderaghi et al., "A Dynamic Threshold Voltage
MOSFET (DTMOS) for Ultra-Low Voltage Operation",
15 International Electron Devices Meeting Technical
Digest, p. 809, 1994.

(4)

Y.P. Tsividis, "Operation and Modeling of the MOS
20 Transistor", MacGraw-Hill Book Company, 1987.

CLAIMS

1. A semi-conductor device comprising in an integrated way on a substrate:

- a first dynamic threshold voltage MOS transistor (10), with a gate (116), and a channel (111) of a first conductivity type, and

- a current limiter means (20, 30) connected between the gate and the channel of said first MOS transistor,

characterised in that this first MOS transistor is fitted with a first doped zone (160) of the first conductivity type, connected to the channel, and in that the current limiter means comprises a second doped zone (124, 124a) of a second conductivity type, placed against the first doped zone and electrically connected to the first doped zone by an ohmic connection path (180).

2. A device according to claim 1, wherein the current limiter means is a second MOS transistor (20), the second doped zone (124) and a third doped zone (122) of the same conductivity type as the second doped zone forming the source and drain of said second transistor.

3. A device according to claim 2, wherein the second transistor includes a gate (126) connected to a gate polarisation terminal (127).

4. A device according to claim 2, wherein the second transistor (20) has a gate (126) connected to said second doped zone (124).

5. A device according to claim 4, including a terminal (128) in contact with the gate (126) and with the second doped zone (124).

5 6. A device according to claim 4, wherein the third doped area (122) is connected to the gate (116) of the first MOS transistor (10).

7. A device according to claim 1, wherein the
10 current limiting means is a diode (30), the second doped zone (124a) and a third doped zone (122a), of a conductivity type opposite to that of the second doped zone, forming diode terminals.

15 8. A device according to claim 7, including a fourth doped zone (121), placed between the second and third doped zones, having the same conductivity type as one of the second and third zones, with a doping concentration lower than that of that zone.

20 9. A device according to claim 7, wherein the third doped zone (122a) is connected to the gate of the first MOS transistor.

25 10. A device according to claim 8, wherein the diode comprises a gate (126) extending over the fourth doped zone (121).

30 11. A device according to claim 10, wherein said diode gate (126) is connected to one of the diode terminals (122a, 124a).

12. A process for manufacturing a device according to claim 2, comprising the following successive stages:

a) preparation in a substrate of an active zone (102), intended to receive the first and second transistors (10, 20) and having a first conductivity type,

b) formation of a first and a second gates (116, 126) above the active zone, corresponding to the first and second transistors respectively, the gates being separated from the substrate by a gate insulator (104) and covering channel areas (111, 121) of the first and second transistors respectively,

c) formation of the first and second source and drain areas (112, 114, 122, 124) of a second conductivity type opposite to the first conductivity type, corresponding to the first and second transistors respectively, by self-aligned ion implantation on the first and second gates, and formation of the first doped zone (160) of the first conductivity type, in contact with the channel (111) of the first transistor, and adjacent to one of the source and drain areas of the second transistor, by self-aligned ion implantation on the gate of the first transistor,

d) formation of a conductive layer (180) in electrical contact with the first doped zone and one of the source and drain areas of the second transistor adjacent to said first doped zone, so as to connect them electrically.

13. A process according to claim 12, including additionally, after stage d) deploying an insulator (183) on the substrate, followed by the formation of

contact points on the source, drain and gate areas of the transistors.

14. A process according to claim 12, including
5 additionally connecting the gate (116) of the first transistor to a doped zone (122) separate from the first doped zone (160) and forming one of the source and drain of the second transistor, and connecting the gate (126) of the second transistor to the first doped
10 zone (160).

15. A process for manufacturing a device according to claim 7, including the following successive stages:

a) preparation in a substrate of a so-called
15 active zone (102) having a first conductivity type, intended to receive the first transistor (101) and the diode (30),

b) formation of a first and a second gates (116, 126) above the active zone, corresponding to the
20 first transistor and to the diode respectively, the gates being separated from the substrate by a gate insulator (104),

c) formation of one of the source and drain areas (112, 114) of the first transistor and of said second
25 doped zone (124a), formation of the first doped zone (160) placed between a channel of the first transistor and the second doped zone, and formation of the third doped zone (122a) separated from the first doped zone by the second doped zone, the source and drain areas
30 and the first doped zone being formed by self-aligned implantations on the first gate,

d) formation of a conductive layer (180) in contact with the first doped zone and the second doped zone, so as to connect them electrically.

5 16. A process according to claim 15, including additionally, after stage d), deploying an insulator (183) on the substrate, followed by the formation of contact points on the source and drain areas and on the third doped zone.

10

17. A process according to claim 14, including additionally interconnecting the third doped zone (122a) and the gate (116) of the first transistor.

15 18. A process according to claim 14, including additionally interconnecting the diode gate (126) and one of the second and third doped zones.

19. A process according to one of claims 12
20 and 15, wherein stage a) comprises:

- delimiting the active zone according to a field oxidation (LOCOS) or shallow trench isolation technique, and
- doping the active area so as to give it the
25 first conductivity type.

20. A process according to one of claims 12
and 15, wherein the formation of the conductive layer
(180) is preceded by the formation of lateral spacers
30 (181) on the gates.

21. A process according to one of claims 12 and 15, wherein the conductive layer (180) is a layer of silicide.

09/27/00 09:00:00

ABSTRACT

DYNAMIC THRESHOLD VOLTAGE MOS TRANSISTOR FITTED
WITH A CURRENT LIMITER, AND PROCESS FOR MAKING SUCH A
TRANSISTOR

The invention concerns a semi-conductor device comprising on a substrate:

- a first dynamic threshold voltage MOS transistor (10), with a gate (116), and a channel (111) of a first conductivity type, and

- a current limiter means (20) connected between the gate and the channel of said first transistor.

In accordance with the invention, this first transistor is fitted with a first doped zone (160) of the first conductivity type, connected to the channel, and the current limiter means comprises a second doped zone (124) of a second conductivity type, placed against the first doped zone and electrically connected to the first zone by an ohmic connection.

Application to the manufacture of CMOS circuits.

Figure 4.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8






FIG. 9






FIG. 13




FIG. 14





FIG. 15




FIG. 17

Declaration, Power Of Attorney and Petition

Page 1 of 2

WE (I) the undersigned inventor(s), hereby declare(s) that :

My residence, post office address and citizenship are as stated below next to my name,

We (I) believe that we are (I am) the original, first, and joint (sole) inventor(s) of the subject matter which is claimed and for which a patent is sought on the invention entitled

DYNAMIC THRESHOLD VOLTAGE MOS TRANSISTOR FITTED WITH A CURRENT LIMITER, AND
PROCESS FOR MAKING SUCH A TRANSISTOR

the specification of which

☐ is attached hereto.

☐ was filed on

as Application Serial No.

and amended on

☒ was filed as PCT international application

Number PCT/FR00/00268

on February 04, 2000

and was amended under PCT Article 19

on

We (I) hereby state that we (I) have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

We (I) acknowledge the duty to disclose information known to be material to the patentability of this application as defined in Section 1.56 of Title 37 Code of Federal Regulations.

We (I) hereby claim foreign priority benefits under 35 U.S.C. § 119 (a)-(d) or § 365 (b) of any foreign application(s) for patent or inventor's certificate, or § 365 (a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed. Prior Foreign Application (s)

Application No.	Country	Day/month/Year	Priority Claimed	
99 01369	FRANCE	05 FEBRUARY 1999	<input checked="" type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO
_____	_____	_____	<input type="checkbox"/> YES	<input type="checkbox"/> NO

We (I) hereby claim the benefit under Title 35, United States Code, § 119 (e) of any United States provisional application(s) listed below.

(Application Number)

(Filing Date)

(Application Number)

(Filing Date)

We (I) hereby claim the benefit under 35 U.S.C. §120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR § 1.56 which became available between the filing date of prior application and the national or PCT International filing date of this application.

Status (pending, patented,

Application Serial No.

Filing Date

abandoned)

And we (I) hereby appoint : William L. Mathis, Registration Number 17,337; Alan E. Kopecki, Registration Number 25,813; Eric H. Weisblatt, Registration Number 30,505; Peter H. Smolka, Registration Number 15,913; Regis E. Slutter, Registration Number 26,999; James W. Peterson, Registration Number 26,057; Robert S. Swecker, Registration Number 19,885; Samuel C. Miller III, Registration Number 27,360; Teras Stanek REA, Registration Number 30,427; Platon N. Mandros, Registration Number 22,124; Ralph L. Freeland Jr., Registration Number 16,110; Robert E. Krebs, Registration Number 25,885; Benton S. Duffett Jr., Registration Number 22,030; Robert M. Schulman, Registration Number 31,196; Joel M. Freed, Registration Number 25,101; James A. Labarre, Registration Number 28,632; William C. Rowland, Registration Number 30,888; Norman H. Stepno, Registration Number 22,716; E. Joseph Gess, Registration Number 28,510; Richard H. Kjeldgaard, Registration Number 30,186; Ronald L. Grudziecki, Registration Number 24,970; David D. Reynolds, Registration Number 29,273; T. Gene Dillahunt, Registration Number 25,423; Frederick G. Michaud Jr, Registration Number 26,003; R. Danny Huntington, Registration Number 27,903 and Anthony W. Shaw, Registration Number 30,104; our (my) attorneys, with full powers of substitution and revocation, to prosecute this application and to transact all business in the Patent Office connected therewith; and we (I) hereby request that all correspondence regarding this application be sent to the firm of BURNS, DOANE, SWECKER & MATHIS, whose post Office Address is : George Mason Building, Washington and Prince Streets, P.O. Box 1404 Alexandria, Virginia 22313-1404.

We (I) declare that all statements made herein of our (my) own knowledge are true and that all statements made on information and belief are believed to be true ; and future that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such wilful false statements may jeopardise the validity of the application or any patent issuing thereon.

PELLOIE Jean-Luc

NAME OF FIRST SOLE INVENTOR

Signature of Inventor

July 16 , 2001

Date

Residence : 83 rue Roger Dumaraiz
38430 Noirans. France FR

Citizen of : France

Post Office Address : The same as residence